Quantcast
Channel: UVM SystemVerilog Discussions Forum RSS Feed
Browsing all 410 articles
Browse latest View live

Query related to UVM_RAL_REG model.

I have query related to UVM_RAL model. Does it support for case-insensitive for accessing Registers and Register fields items from UVM_RAL model?   For example. We have  testcase with extension of...

View Article


string literal spanning a newline (using a backslash) - vendor supported?

A backslash can be used to extend a string literal onto the next line if "the new line is immediately preceded by a \ (backslash)."     Section 5.9 of 1800-2012.pdf, the SystemVerilog LRM   I don't...

View Article


Instance override RAL adapter transaction objects?

Hello,   We have a test bench environment where we have 2 objects of the same SPI env class.   The SPI env sets the sequencer for the RAL model as follows:...

View Article

Why we get SEQREQZMB when jumping to another phase

I have a reset sequence, which starts as default_sequence for reset_phase. For main_phase I have some sequence, which is started as default sequence. At some time I jump from main_phase to reset_phase....

View Article

UVM Phases: end_of_elobration

I referred couple of documents; cookbook, uvm 1.2 user guide, to know why end_of_elobration is required.   However, i could not find answers for 'why it is required' and more specifically 'Is it...

View Article


randomize() with inside syntax

How can I use "randomize() with" along with "inside", on the same line?   Below is some code that solves the problem using >= and <=, but I'd like to use "inside". module top; class aclass;...

View Article

SVA for fairness of Round-Robin Arbiter

Are are any standard or recommended ways of verifying the functionality of the round-robin arbiter and more specifically checking the fairness? I'm looking for something that is scalable with the...

View Article

virtual sequencer exit main phase prematurely

hi all,      my SPI test stuck and test sequence is hung on wait_for_grant().      I turned the verbosity to UVM_DEBUG and found out virtual sequencer and physical sequencer exit from main phase and...

View Article


Issue with add_hdl_path (peeking two sub modules regsiters)

HI  I have  two  sub modules called  A and B within DUT and trying to get register information of both A and B in back door using peek method.   I have single ral block which includes both A and B...

View Article


Using DPI-C sin function

Hi,    I'm trying to use DPI-C to import sin function, but it doesn't work, as a workround i had used a sin approximative function which finally give a static value of 2.5 (the offset value) i think...

View Article
Browsing all 410 articles
Browse latest View live