Quantcast
Channel: UVM SystemVerilog Discussions Forum RSS Feed
Viewing all articles
Browse latest Browse all 410

real port mappping

$
0
0

Hi all,

i'm tryin to make a SV code with the following bloks:

-Gaussian nois generator: the output is 16 bit, but i had converted it to real ( i had just putted real in place of STD_logic)

-Low pass filter input real, output real

=> the verification of the two bloks are OK

-sigma delta modulator, input Real, Output bit

 

the guassiaan block+low pass+SDM fail, 

i  tryed to simulate the SDM+gaussian block but it does not work, I'm using ModelSim 101c


Viewing all articles
Browse latest Browse all 410

Trending Articles