Quantcast
Channel: UVM SystemVerilog Discussions Forum RSS Feed
Viewing all articles
Browse latest Browse all 410

overlapped implication vs logical AND. |-> vs. &&

$
0
0
When used in a coverpoint, what is the difference between overlapped implication and logical AND?
 
|-> vs. &&
 
   cp_test : cover property ( @(posedge clk) disable iff (!resetn)
      A |-> B );
 
   cp_test : cover property ( @(posedge clk) disable iff (!resetn)
      A && B );
 
?
 
A colleague asked me.  It seems to me they are the same and the logical AND is more readable.

Viewing all articles
Browse latest Browse all 410