Quantcast
Channel: UVM SystemVerilog Discussions Forum RSS Feed
Viewing all articles
Browse latest Browse all 410

How to use SVA check different clock delay

$
0
0

Hello,

 

I would like to check tiny delay b/w clk1 and clk2.(delay inside [1.2ns : 3.2ns]).

Can this kind of check be implemented by SVA?

How record 2 timestamp in one property?

@(posedge clk1)(1,tag1=$realtime) 

@(posedge clk2)(1,tag2=$realtime)

 

I review the SV 1800-2012 spec, there are some timing-check tasks. e.g. $setup, $hold, $timeskew ...

Are these tasks available in property?

$timeskew(posedge clk1, posedge clk2, delay_max,,,1);
$hold(posedge clk1, posedge clk2, delay_min);

 

 

Thank you,

Meng


Viewing all articles
Browse latest Browse all 410

Trending Articles