Quantcast
Channel: UVM SystemVerilog Discussions Forum RSS Feed
Viewing all articles
Browse latest Browse all 410

How to do multiple writes using uvm_hdl_force

$
0
0

Hi,

 

I my using uvm_hdl_force("path",data) to configure the registers of the design. But the problem is they are large in number so i want to loop them in.

 

for(int i=0; i<8; i++) begin

 for(int j=0; j<8; j++) begin

 

uvm_hdl_force("DUt.abc.pkt.reg_0.w[1]" , data);

 

end

end

 

I want to replace 0 with i and 1 with j . Is their a simple way to do it.


Viewing all articles
Browse latest Browse all 410

Trending Articles